



Figure 17.2 First generation implementation of Agere's PayloadPlus network processor architecture. Each functional block is implemented with a separate chip.