| Operator | Meaning |
| :---: | :---: |
| + | Result is src ${ }_{1}+$ src $_{2}$ |
| - | Result is $\mathbf{S r C}_{1} \mathbf{- s r c}_{\mathbf{2}}$ |
| B-A | Result is $\mathbf{S r C}_{2} \mathbf{- s r c} \mathbf{S}_{1}$ |
| B | Result is $\mathbf{s r c}_{2}$ |
| $\sim$ B | Result is the bitwise inversion of $\mathbf{s r c}_{2}$ |
| AND | Result is bitwise and of $\mathrm{src}_{1}$ and $\mathrm{src}_{2}$ |
| OR | Result is bitwise or of $\mathrm{src}_{1}$ and $\mathrm{src}_{2}$ |
| XOR | Result is bitwise exclusive or of $\mathbf{s r c}_{1}$ and $\mathrm{src}_{2}$ |
| +carry | Result is $\mathrm{src}_{1}+\mathrm{src}_{2}+$ carry from previous operation |
| ~AND | Result is bitwise ( $n o t \mathbf{s r c}_{1}$ ) and $\mathbf{s r c}_{2}$ |
| AND~ | Result is bitwise ( $\mathbf{s r c}_{1}$ and ( $n o t \mathbf{s r c}_{2}$ ) |
| +IFsign | If the operation two instructions prior to the current operation caused the sign condition then the result is $\mathbf{~ s r c}_{1}+\mathbf{S r c}_{2}$; otherwise the result is $\mathbf{~ s r c}_{2}$ |
| +4 | Result is $\mathbf{s r c}_{1}+\mathrm{src}_{2}$ with the first 28 bits set to zero |
| +8 | Result is src $_{1}+\mathrm{src}_{2}$ with the first 24 bits set to zero |
| +16 | Result is $\mathrm{src}_{1}+\mathrm{src}_{2}$ with the first 16 bits set to zero |

