



Figure 10.5 Illustration of a shared bus architecture. Each port attaches to the bus over which all transfers occur.