

Figure 13.3 Illustration of packet flow through an architecture that uses an embedded processor. The label indicates that the processor performs operations $f$, $g$, and $h$ sequentially.

