

Figure 13.5 Illustration of packet flow through a pipeline architecture. Each processor performs one operation as packets flow through the pipeline.

