



Figure 15.2 The internal architecture of Agere's FPP chip. Packets arrive at the input framer, and leave via the output interface.