



**Figure 15.4** The internal architecture of Agere's RSP chip. Packets arrive from the FPP chip after they have been classified.