Figure 20.4 An example pipeline in which instruction K+1 stalls at stage three to await the result from instruction K.