



**Figure 8.6** Illustration of a 5-stage data pipeline. The size and complexity of hardware varies among stages because the processing performed by a given stage differs from the processing performed by other stages.