



**Figure 17.4** Second generation implementation of Agere's PayloadPlus network processor architecture. A single APP550 chip contains three function blocks plus I/O interface mechanisms.