



Figure 9.2 A hardware architecture for optimized classification. Packet headers are moved to a register; selected octets are extracted and compared to a constant value.