



Figure 15.1 Illustration of Agere's network processor architecture; three separate chips are interconnected to form a pipeline.